sorted by: recent | see :
popular
Content Tagged with VHDL + vera
Emacs Vera Mode
Vera Mode is an Emacs major mode for editing Vera code. Vera is a hardware verification language (HVL).
