sorted by: recent | see :
popular
Content Tagged with sparc + RISC
Simply RISC - S1 Core easily synthesized for Virtex-4
"Arturo Mann proudly announces that he has successfully synthesized the S1 Core on a Xilinx Virtex-4 FPGA device." OpenSPARC on an FPGA. Amazing how fast this industry moves.
Simply RISC - Simply RISC ships the S1 Core
Pre-packaged stripped down version of Sun OpenSPARC with Wishbone bus interface